400G OSFP to QSFP-DD Direct Attach Passive Copper Cable

Features

- Supports aggregate data rates of 400Gbps(PAM4)
- Compatible with IEEE 802.3cd
- Optimized construction to minimize insertion loss and crosstalk
- Pull-to-release slide latch design
- Straight and break out assembly configurations available
- Customized cable braid termination limits EMI radiation
- Customizable EEPROM mapping for cable signature
- 26AWG and 30AWG cable
- 3.3V Power supply
- Temperature Range: 0~ 70 °C
- RoHs Compliant

Applications

- Switches, servers and routers
- Data Center networks
- Storage area networks
- High performance computing
- Telecommunication and wireless infrastructure
- Medical diagnostics and networking
- Test and measurement equipment

Standards Compliance

- IEEE802.3Bj, By, IEEE802.3cd
- RoHS Compliant

Description

The 400G OSFP-QSFPDD passive copper cable assembly feature sixteen differential copper pairs, providing eight data transmission channels at speeds up to 56Gbps(PAM4) per channel, and meets 400G Ethernet requirements. Available in 26AWG and 30AWG wire gauges, this 400G copper cable assembly features low insertion loss and low crosstalk.

General Product Characteristics

Table1-Absolute Maximum Specifications

Parameter	Min.
Number of Lanes	Tx8 & Rx8
Channel Data Rate	53.125Gbps
Operating Temperature	0 to + 70°C
Storage Temperature	-40 to + 85°C
Supply Voltage	3.3 V nominal
Electrical Interface	76pins edge connector(QSFP-DD) 60pins edge connector(OSFP)
Management Interface	Serial, I²C

High Speed Characteristics

Table2-Absolute Maximum Specifications

Parameter	Symbol	Min.	Typical	Max.	Unit	Note
Differential Impedance	TDR	90	100	110	Ω	
Insertion loss	SDD21	-17.16			dB	At 13.28 GHz
Differential Return Loss	SDD11			See 1		At 0.05 to 4.1 GHz
	SDD22			See 2		At 4.1 to 19 GHz
Common-mode to common-mode output return loss	SCC11 SCC22			-2		At 0.2 to 19 GHz
Differential to common-mode return loss	SCD11			See 3		At 0.01 to 12.89 GHz
	SCD22			See 4		At 12.89 to 19 GHz
Differential to common Mode Conversion Loss	SCD21			-10		At 0.01 to 12.89 GHz
	SDD21			See 5		At 12.89 to 15.7 GHz
				-6.3		At 15.7 to 19 GHz

Notes:

1.Reflection Coefficient given by equation SDD11(dB) ＜ -16.5 + 2 × SQRT(f), with f in GHz 2.Reflection Coefficient given by equation SDD11(dB) ＜ -10.66 + 14 × log10(f/5.5), with f in GHz

3.Reflection Coefficient given by equation SCD11(dB) ＜ -22 + (20/25.78)*f, with f in GHz

4. Reflection Coefficient given by equation SCD11(dB) ＜ -15 + (6/25.78)*f, with f in GHz

5. Reflection Coefficient given by equation SCD21(dB) ＜ -27 + (29/22)*f, with f in GHz

Pin Descriptions

QSFP-DD Pin Function Definition

Table3-QSFP-DD Pin Description

Pin	Logic	Symbol	Description	Notes
1		GND	Ground	
2	CML-I	Tx2n	Transmitter Inverted Data Input	
3	CML-I	Tx2p	Transmitter Non-Inverted Data Input	
4		GND	Ground	
5	CML-I	Tx4n	Transmitter Inverted Data Input	
6	CML-I	Tx4p	Transmitter Non-Inverted Data Input	
7		GND	Ground	
8	LVTTL-I	ModSelL	Module Select	
9	LVTTL-I	ResetL	Module Reset	
10		Vcc Rx	+3.3V Power Supply Receiver	
11	LVCMOS-I/O	SCL	2-wire serial interface clock	
12	LVCMOS-I/O	SDA	2-wire serial interface data	
13		GND	Ground	
14	CML-O	Rx3p	Receiver Non-Inverted Data Output	
15	CML-O	Rx3n	Receiver Inverted Data Output	
16	GND	GND	Ground	
17	CML-O	Rx1p	Receiver Non-Inverted Data Output	
18	CML-O	Rx1n	Receiver Inverted Data Output	
19		GND	Ground	
20		GND	Ground	
21	CML-O	Rx2n	Receiver Inverted Data Output	
22	CML-O	Rx2p	Receiver Non-Inverted Data Output	
23		GND	Ground	
24	CML-O	Rx4n	Receiver Inverted Data Output	
25	CML-O	Rx4p	Receiver Non-Inverted Data Output	
26		GND	Ground	
27	LVTTL-O	ModPrsL	Module Present	
28	LVTTL-O	IntL/RxLOSL	Interrupt. Optionally configurable as RxLOSL via the management interface (SFF-8636)	
29		VccTx	+3.3V Power supply transmitter	
30		Vcc1	+3.3V Power supply	

31	LVTTL-I	InitMode	Initialization mode; In legacy QSFP applications, the InitMode pad is called LPMODE	
32		GND	Ground	
33	CML-I	Tx3p	Transmitter Non-Inverted Data Input	
34	CML-I	Tx3n	Transmitter Inverted Data Input	
35		GND	Ground	
36	CML-I	Tx1p	Transmitter Non-Inverted Data Input	
37	CML-I	Tx1n	Transmitter Inverted Data Input	
38		GND	Ground	
39		GND	Ground	
40	CML-I	Tx6n	Transmitter Inverted Data Input	
41	CML-I	Tx6p	Transmitter Non-Inverted Data Input	
42		GND	Ground	
43	CML-I	Tx8n	Transmitter Inverted Data Input	
44	CML-I	Tx8p	Transmitter Non-Inverted Data Input	
45		GND	Ground	
46		Reserved	For future use	
47		VS1	Module Vendor Specific 1	
48		VccRx1	3.3V Power Supply	
49		VS2	Module Vendor Specific 2	
50		VS3	Module Vendor Specific 3	
51		GND	Ground	
52	CML-O	Rx7p	Receiver Non-Inverted Data Output	
53	CML-O	Rx7n	Receiver Inverted Data Output	
54		GND	Ground	
55	CML-O	Rx5p	Receiver Non-Inverted Data Output	
56	CML-O	Rx5n	Receiver Inverted Data Output	
57		GND	Ground	
58		GND	Ground	
59	CML-O	Rx6n	Receiver Inverted Data Output	
60	CML-O	Rx6p	Receiver Non-Inverted Data Output	
61		GND	Ground	
62	CML-O	Rx8n	Receiver Inverted Data Output	
63	CML-O	Rx8p	Receiver Non-Inverted Data Output	
64		GND	Ground	
65		NC	No Connect	
66		Reserved	For future Use	
67		VccTx1	3.3V Power Supply	
68		Vcc2	3.3V Power Supply	
69		Reserved	For future Use	
70		GND	Ground	
71	CML-I	Tx7p	Transmitter Non-Inverted Data Input	

72	CML-I	Tx7n	Transmitter Inverted Data Input	
73		GND	Ground	
74	CML-I	Tx5p	Transmitter Non-Inverted Data Input	
75	CML-I	Tx5n	Transmitter Inverted Data Input	
76		GND	Ground	



Figure1 MSA compliant QSFP-DD Connector

OSFP Pin Function Definition

Table4-OSFP Pin Description

Pin	Symbol	Description	Pin	Symbol	Description
1	GND	Ground	31	GND	Ground
2	Tx2p	Transmitter Non-Inverted Data Input	32	Rx2p	Receiver Non-Inverted Data Output

3	Tx2n	Transmitter Inverted Data Input	33	Rx2n	Receiver Inverted Data Output
4	GND	Ground	34	GND	Grounds
5	Tx4p	Transmitter Non-Inverted Data Input	35	Rx4p	Receiver Non-Inverted Data Output
6	Tx4n	Transmitter Inverted Data Input	36	Rx4n	Receiver Inverted Data Output
7	GND	Ground	37	GND	Ground
8	Tx6p	Transmitter Non-Inverted Data Input	38	Rx6p	Receiver Non-Inverted Data Output
9	Tx6n	Transmitter Inverted Data Input	39	Rx6n	Receiver Inverted Data Output
10	GND	Ground	40	GND	Ground
11	Tx8p	Transmitter Non- Inverted Data input	41	Rx8p	Receiver Non-Inverted Data Output
12	Tx8n	Transmitter Inverted Data Input	42	Rx8n	Receiver Inverted Data Output
13	GND	Ground	43	GND	Ground
14	SCL	2-wire serial interface clock	44	INT / RSTn	Module Interrupt / Module Reset
15	VCC	+3.3V Power	45	VCC	+3.3V Power
16	VCC	+3.3V Power	46	VCC	+3.3V Power
17	LPWn / PRSn	Low-Power Mode / Module Present	47	SDA	2-wire Serial interface data
18	GND	Ground	48	GND	Ground
19	Rx7n	Receiver Inverted Data Output	49	Tx7n	Transmitter Inverted Data Input
20	Rx7p	Receiver Non-Inverted Data Output	50	Tx7p	Transmitter Non-Inverted Data Input
21	GND	Ground	51	GND	Ground
22	Rx5n	Receiver Inverted Data Output	52	Tx5n	Transmitter Inverted Data Input
23	Rx5p	Receiver Non-Inverted Data Output	53	Tx5p	Transmitter Non-Inverted Data Input
24	GND	Ground	54	GND	Ground
25	Rx3n	Receiver Inverted Data Output	55	Tx3n	Transmitter Inverted Data Input
26	Rx3p	Receiver Non-Inverted Data Output	56	Tx3p	Transmitter Non-Inverted Data Input
27	GND	Ground	57	GND	Ground
28	Rx1n	Receiver Inverted Data Output	58	Tx1n	Transmitter Inverted Data Input
29	Rx1p	Receiver Non-Inverted Data Output	59	Tx1p	Transmitter Non-Inverted Data Input
30	GND	Ground	60	GND	Ground



Figure2 MSA compliant OSFP Connector

Length (m)	Cable AWG
1	30
1.5	30
2	26
2.5	26
3	26

Regulatory Compliance

Table5-Regulatory Compliance

Feature	Test Method	Performance
Electrostatic Discharge (ESD) to the Electrical Pins	MIL-STD-883C Method 3015.7	Class 1(>2000 Volts)
Electromagnetic Interference(EMI)	FCC Class B CENELEC EN55022 Class B CISPR22 ITE Class B	Compliant with Standards
RF Immunity(RFI)	IEC61000-4-3	Typically Show no Measurable Effect from a 10V/m Field Swept from 80 to 1000MHz

RoHS Compliance	RoHS Directive 2011/65/EU and it's Amendment Directives （EU）2015/863	RoHS （EU）2015/863 compliant
REACH Compliance	REACH Regulation (EC) No 1907/2006	REACH (EC) No 1907/2006 compliant

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. Neither AICPLIGHT make any representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. AICPLIGHT shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any material (defined below), code, or functionality.

AICPLIGHT reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice. Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

AICPLIGHT makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by AICPLIGHT. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product.

AICPLIGHT products are sold subject to the AICPLIGHT standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of AICPLIGHT and customer ("Terms of Sale"). AICPLIGHT hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the AICPLIGHT product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.